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Air-gaps are the ultimate low-k material in microelectronics due to air having
a low dielectric constant close to 1.0. The interconnect capacitance can further
be reduced by extending the air-gaps into the interlayer dielectric region to
reduce the fringing electric field. An electrostatic model (200 nm half-pitch
interconnect with an aspect ratio of 2.0), was used to evaluate the dielectric
properties of the air-gap structures. The incorporation of air-gaps into the
intrametal dielectric region reduced the capacitance by 39% compared with
SiO2. Extending the air-gap 100 nm into the top and bottom interlayer SiO2
region lowered the capacitance by 49%. The ability to fabricate air-gaps and
extended air-gaps was demonstrated, and the capacitance decrease was
experimentally verified. Cu/air-gap and extended Cu/air-gap interconnect
structures were fabricated using high-modulus tetracyclododecene (TD)-based
sacrificial polymer. The aspect ratio of the air-gap was 1.8 and the air-gap was
extended 80 nm and 100 nm into the top and bottom interlevel SiO2 region,
respectively. The measured effective dielectric constant (keff) of the Cu/air-gap
and the extended Cu/air-gap structures with SiO2 interlevel dielectric was
2.42 and 2.17, respectively. The effect of moisture uptake within the extended
Cu/air-gap structure was investigated. As the relative humidity increased
from 4% to 92%, the keff increased by 7%. Hexamethyldisilazane was used to
remove adsorbed moisture and create a hydrophobic termination within the
air-cavities, which lowered the effect of humidity on the keff. A dual Dama-
scene air-gap and extended air-gap fabrication processes were proposed and
the challenges of using a sacrificial polymer placeholder approach to form
air-cavities are compared to other integration approaches of dual Damascene
air-gap.
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INTRODUCTION
The performance of semiconductor devices has
improved due to scaling of transistor parameters.1
However, with the shrinkage of the minimum fea-
ture size, the interconnect structure became multi-
layered, complex, and smaller in size. Thus, the
performance of interconnect has deteriorated and
interconnect challenges such as resistance–capacitance
(RC) delay, crosstalk noise, and power dissipation
have become barriers to the performance of semi-
conductor devices.
Integrated circuit (IC) interconnects are com-
posed of multilevel metal lines to transport signals
and power, and dielectric materials to insulate
adjacent metal lines. The performance of the inter-
connect is determined by the properties of the metal
and dielectric materials, and their geometry. The
interconnect geometry is a function of the design
rules. The dual Damascene copper metallization
processes was developed in 19972 in order to incor-
porate copper into the interconnect structure. Cop-
per has lower resistance, higher allowed current
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density, and increased scalability in comparison
with aluminum.2–4 Numerous low-dielectric-
constant (low-k) materials, including fluorine-doped
silicon dioxide (F-SiO2), polymers, spin-on glasses,
foams,5 plasma-enhanced chemical vapor deposition
(PECVD) SiOC,6 PECVD SiCOH,7 and air-gaps8–12
have been developed to decrease the interconnect
capacitance and for integration into a Damascene
process flow. The incorporation of air, in the form of
air-gaps, is the lowest dielectric constant available.
The concept of air-gap integration as an intra-
metal dielectric material was first introduced by
Havemann and Jeng13 using the removal of a spin-
coated disposable solid material (e.g., photoresist)
between the metal lines. The metal lines were
formed by wet etching, and the disposable solid
material was spin-coated. A porous oxide layer was
then deposited, and the disposable solid material
was removed by wet etching or oxidation (using
oxygen from the air) through the porous material,
resulting in the formation of an air-gap between the
metal lines, one layer at a time. The metallization-
first process is generally not preferred over the
dielectric-first process because it is easier to fill
high-aspect-ratio voids (height-to-width) with metal
than to fill voids with dielectric. Thus, numerous
methods to integrate air-gaps into a dual Dama-
scene process were developed and are categorized
into three approaches, as shown in Fig. 1 and
Table I.
The first approach is to use a thermally decom-
posable sacrificial polymer as a temporary place-
holder in between metal lines, as shown in Fig. 1a.
After finishing the chemical mechanical polishing
(or planarization) (CMP) step of the dual Dama-
scene process, a second interlayer dielectric is
deposited, which encapsulates the temporary trench
patterns of the sacrificial material. Then, the sac-
rificial polymer is thermally decomposed, and the
gaseous byproducts diffuse out through the second
interlevel dielectric layer, while air diffuses in,
forming an air-cavity. Two lithography steps are
needed for via and trench patterning, and three
additional steps (spin-coating, etching, and decom-
position of sacrificial polymers) were used beyond
those required for traditional dual Damascene pro-
cesses.8,9 Daamen et al. used a spin-on thermally
degradable polymer and an embedded via-first dual
Damascene air-gap process.10 The number of
lithography steps is two (via and trench patterning),
and no additional process steps are needed com-
pared with the dual Damascene structure due to the
embedded via-first process.
The second approach is the removal of the sacri-
ficial material by wet etching, as disclosed by Gosset
et al.11 and shown in Fig. 1b. After finishing a CMP
step of a dual Damascene process and deposition of
a SiC capping layer, an additional lithography step
is used to open an etching solution pathway in the
SiC capping layer. A sacrificial layer of SiO2
between the copper lines is dissolved using
hydrofluoric acid introduced through the physical
pathway, leaving air-cavities in the intrametal
dielectric regions. The organic dielectric SiLK (Dow
Chemical) as an interlayer dielectric does not dis-
solve in the hydrofluoric acid, leaving it intact as the
overcoat dielectric. Three lithography steps are
needed for via, trench, and SiC etching (creating the
hydrofluoric acid pathway). Four additional process
steps are needed compared with the dual Dama-
scene process, including lithography and etching of
the SiC capping layer to open the hydrofluoric acid
pathway.
The formation of air-gaps during nonconformal
CVD deposition of the interlayer dielectric material
is the third approach.12 After finishing a CMP step
of a dual Damascene process and depositing the
hard mask, an additional lithography step is used to
etch back the intrametal dielectric material in a
desired region where the air-gaps are formed. The
air-cavities are created during the nonconformal
CVD deposition of the interlevel dielectric, which
pinches off the top portion of the dielectric layer,14,15
as shown in Fig. 1c. Three lithography steps are
needed for via, trench, and selective etch back of the
intrametal dielectric. Four additional process steps
are needed compared with the dual Damascene
process, including selective etching of the intra-
metal dielectric and CMP of the upper interlevel
dielectric layer. Recently, a manufacturing-worthy
Fig. 1. The three different integration approaches of dual Dama-
scene air-gaps: (a) thermal decomposition of the sacrificial poly-
mer;8,9,10 (b) wet etching of the SiO2 intrametal dielectric;
11 and (c)
etch back of the intrametal dielectric and nonconformal deposition of
the interlayer dielectric.12,13
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dual Damascene air-gap processes using noncon-
formal deposition of the SiCOH interlayer dielectric
material has been disclosed by IBM.2 In this
approach, the SiCOH dielectric was used as the
intrametal and interlayer dielectric materials in the
dual Damascene process to fully take advantage of
the low dielectric constant of SiCOH. Following the
dual Damascene process, an additional lithography
step was used to etch back the SiCOH intrametal
dielectric material in order to incorporate air-
cavities in the desired areas. After the etch back of
the SiCOH intrametal dielectric, SiCOH as a top
interlayer dielectric is nonconformally deposited,
forming air-gaps in between the metal lines. In this
approach, three lithography steps are used and
eight additional process steps are needed compared
with the dual Damascene process. The additional
process steps include a lithography step for the etch
back of the SiCOH dielectric between the Cu lines
and hard mask in the desired interconnect regions,
and deposition and CMP steps involving the top
SiCOH interlayer dielectric.
In this study, a single-layer Cu/air-gap structure
using a thermally decomposable sacrificial polymer
placeholder is investigated. The study includes
extending the air-gap into the interlayer dielectric
region, further lowering the effective dielectric
constant. The effect of moisture uptake on the
Cu/air-gap structure has also been explored.
EXPERIMENTAL
Air-gap structures and structures extending the
air cavity into the interlayer dielectric were fabri-
cated, as shown in Figs. 2 and 3. The purpose of the
fabrication is to demonstrate the ability to fabricate
the air-gaps and extended air-gaps using the high-
modulus tetracyclododecene (TD)-based sacrificial
polymer and to experimentally verify the advantage
of integration of air-gaps and extended air-gaps into
the intrametal dielectric region on the interconnect
capacitance. Thus, a lift-off Cu metallization process
was used in all the processes. Patterns of
polymethyl-methacrylate (PMMA) positive tone
electron-beam resist were developed using a methyl
isobutyl ketone and isopropyl alcohol (IPA), 1:1
volume ratio, followed by an IPA rinse for 1 min.
Electron-beam exposures were performed by using a
JEOL JBX-9300FS electron-beam lithography sys-
tem. The accelerating voltage of the electron beam
was 100 kV and the spot size was 4 nm. The beam
current was 2 nA and the electron dose was 500
lC/cm2. After development, the height and width of
PMMA patterns was 540 nm and 200 nm, respec-
tively. A 380 nm Cu layer was deposited by using a
filament evaporator (PVD75, Kurt J. Lesker Com-
pany) at a deposition rate of 2 A˚/s. During the
removal of the PMMA electron-beam resist in
N-methyl-2-pyrrolidone (NMP) at 70C, the Cu lines
on top of the PMMA electron-beam resist patterns
were also removed, leaving the Cu lines in between
the PMMA electron-beam resist patterns, as shown
in Fig. 2a. The Cu lines were annealed at 450C for
2 h in a nitrogen atmosphere. The aspect ratio of the
Cu lines was 1.8:1 (H:W, 380 nm in height and
210 nm in width). The integration of air-gaps with
the dual Damascene processes will be proposed in
the discussion section.
Following Cu metallization, the tetracyclodode-
cene-based sacrificial polymer (TD) was spin-coated
and etched to remove the excess material (Fig. 2b).
After hard bake of the TD-based sacrificial polymer
at 300C for 1 h in nitrogen, a PECVD SiO2 dielec-
tric layer was deposited (Fig. 2c). The sacrificial
polymer was thermally decomposed in the furnace,
resulting in the formation of air-gaps as shown in
Fig. 2d. Before starting the decomposition heating,
nitrogen gas (4 L/min) was used to purge the fur-
nace for 30 min to remove residual oxygen. During
the heating cycle, the nitrogen flow rate was
decreased to 2 L/min. During thermal decomposition,
the sacrificial polymer was decomposed to form
gaseous by-products. The furnace ramp rate was
adjusted so that the polymer decomposition rate
was 0.5 wt.%/min to avoid excess pressure build-up
during decomposition.16,17 Table II shows the
Table I. Summary of the Different Approaches for the Integration of Air-Gaps in Terms of the Number of
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temperature profile during the thermal decomposi-
tion step. The half-pitch of the Cu/air-gap inter-
connect was 200 nm, and the height of the Cu metal
lines was 380 nm. For the purpose of comparison,
PECVD Cu/SiO2 interconnect structures were also
fabricated.
The fabrication process for the extended Cu/air-
gap structures is shown in Fig. 3. After Cu metal-
lization using the lift-off process (Fig. 3a), the lower
SiO2 layer was etched by reactive ion etching (RIE)
to extend air-gaps into the bottom dielectric layer as
shown in Fig. 3b. The Cu lines were used as a hard
mask, and the etched depth of SiO2 was 100 nm.
The TD-based polymer was spin-coated on the Cu
lines, and a thin PECVD SiO2 layer was deposited
(Fig. 3c) and used as a hard mask in the following
dry etch step. The sacrificial polymer on top of the
Cu lines was removed by electron-beam lithogra-
phy, resulting in the extension of air-gaps into the
upper SiO2 layer as shown in Fig. 3d. The extension
of the air-gap into the upper SiO2 dielectric layer
was approximately 80 nm, as determined by the
thickness of spin-coated sacrificial polymer on top of
the Cu lines. The next step was the deposition of the
upper SiO2 layer (Fig. 3e) and the TD-based poly-
mer between Cu lines was thermally decomposed as
shown in Fig. 3f. The decomposition process condi-
tions were the same as those for the fabrication of
Cu/air-gap structures.
In the fabrication of Cu/air-gap and extended
Cu/air-gap structures, PECVD SiO2 was used as the
interlayer dielectric. The effective dielectric con-
stant of Cu/air-gap and extended Cu/air-gap struc-
ture were evaluated by comparing the measured
capacitances to those with SiO2. The dielectric con-
stant of PECVD SiO2 was measured by making
parallel-plate capacitors. The area of the Cu elec-
trodes was 1400 lm 9 1400 lm, and the thickness
of the PECVD SiO2 dielectric was 1 lm. The calcu-
lated capacitance due to the fringing field was small
(0.014%) so that the parallel capacitor was consid-
ered an ideal parallel capacitor. The relative
dielectric constant of PECVD SiO2 was calculated
by measuring a capacitance of the parallel capacitor
and Eq. 1,
C ¼ e0er  A
d
; (1)
where C is the capacitance, e0 is the permittivity of
free space, er is the relative dielectric constant, A is
the electrode area, and d is the distance between the
two electrodes.
Comb structures of Cu/SiO2, Cu/air-gap, and
extended Cu/air-gap interconnects were fabricated,
and the capacitances of each interconnect structure
were measured by using a Keithley 590 CV analyzer
and Cascade Microtech Alessi REL-4800 probe sta-
tion at room temperature. The capacitance of the
devices was measured at a frequency of 1 MHz with
a voltage sweep from -1 V to 1 V.
The moisture uptake of the extended Cu/air-gap
structures was investigated by changing the rela-
tive humidity within the probe station enclosure. In
order to stabilize the humidity inside the probe
station enclosure and to achieve a steady-state
measurement, a comb structure device was exposed
to each relative humidity (RH) for 1 h before the
capacitance was measured. Hexamethyl disilazane
(HMDS) treatment was carried out on a vacuum
line to remove moisture and make the comb struc-
ture device hydrophobic. The device was evacuated
using a turbomolecular pump for 1 h. In addition, a
separate vessel which contained HMDS was
Fig. 2. The fabrication processes flow for Cu/air-gaps interconnect
structures using the Cu-metallization-first process.
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evacuated to remove the air inside the vessel so that
only HMDS gas existed in the head space. After the
evacuation for 1 h, the device was exposed to HMDS
vapor for 1 h.
RESULTS
The integration of air-gaps as the intrametal
dielectric and extension of the air-gap into the top
and bottom interlevel dielectric layer was investi-
gated by electrostatic modeling. Figure 4 shows the
geometry modeled using ANSYS software. The
width and aspect ratio (H:W) of the Cu lines were
fixed at 200 nm and 2.0, respectively. The modeled
domain of 10 lm 9 10 lm accounted for more than
99.5% of the electric fringing field. In the case of the
extended air-gap, the height of the air-gap was
extended by 100 nm into the top and bottom SiO2
interlevel dielectric layers.
The contour plots of the electric flux density (D),
the capacitance per unit length, and keff of Cu/SiO2,
Cu/air-gaps, and extended Cu/air-gaps intercon-
nects are summarized in Table III. From the com-
parison of the electric flux density distribution in
the contour plots, it can be observed that the
incorporation of the air-gaps decreases the electric
flux density in the intrametal dielectric region
between the Cu lines compared to the case where
Table II. Temperature Profile for the Decomposition of Sacrificial Polymer with 0.5 wt.%/min
Initial Temp. (C) Final Temp. (C) Time (min) Ramp Rate (C/min)
Step 1 20 300 150 2.0
Step 2 300 350 50 1.0
Step 3 350 385 205 0.17
Step 4 385 395 30 0.33
Step 5 395 405 20 0.50
Step 6 405 415 13 0.77
Step 7 415 430 10 1.50
Step 8 430 450 4 5.00
Step 9 450 450 120 0.00
Fig. 3. The fabrication processes flow for extended Cu/air-gaps interconnect structures using the Cu-metallization-first process.
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SiO2 is placed between the copper lines. However,
the electric flux density is still high at the corners of
the Cu lines due to the fringing field into the
interlayer dielectric. The effective dielectric con-
stant can be decreased by extending the air-gap into
the interlevel dielectric layer. This is shown in the
extended Cu/air-gaps interconnect structure. The
air-gaps and extended air-gaps lower capacitance by
39% and 49%, respectively, compared with SiO2.
The keff of the air-gap structure was 2.45. Extending
the air cavity 100 nm into the interlayer dielectric
lowered keff to 2.01.
In Fig. 5, the effect of the interlayer dielectric
constant on keff is shown. The geometry for the
model was the same as that shown in Fig. 4. The
width and aspect ratio of the Cu lines and air-gaps
were 200 nm and 2.0, respectively. In the case of the
extended air-gap, the height of the air cavity was
Table III. Summary of the Electric Flux Density, Capacitance, and keff of Homogeneous Cu/SiO2,
Cu/Air-Gaps, and Extended Cu/Air-Gaps Interconnects
SiO2 Dielectric Air-Gaps Extended Air-Gaps
Electric flux density (D)
Capacitance (C) (pF/m) 138.2 84.8 69.5
Reduction in capacitance (%) 0 39 49
Effective k (keff) 4.0 2.45 2.01
Fig. 4. The electrostatic modeling geometry of the interconnect.
Fig. 5. The effect of the dielectric constants of the interlayer
dielectric materials on (a) the percentage reduction in capacitance
and (b) the effective dielectric constant, keff.
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extended 100 nm into the top and bottom of the
interlayer dielectric. As the dielectric constant of
the interlayer dielectric decreased, the effective
dielectric constant of the interconnect structures
decreased. For example, if a low-k dielectric were
used (er = 2.7) instead of SiO2 (er = 4.0), the capaci-
tance decreased 54.7% compared with the SiO2 case
(no air-gap). The effective dielectric constant
decreased from 4.0 for SiO2 to 1.8. In the case of an
extended air-gap with a very low interlayer dielec-
tric (er = 2.0), keff was reduced to 1.3, which exceeds
the needs of the 22 nm technology node.1
The effect of extending the height of the air-gap
and the space between the metal lines (the aspect
ratio of the air-gap) on the interconnect capacitance
and keff were evaluated, as shown in Fig. 6. As
defined in Fig. 4, the parameter a is the width of an
air-gap and the aspect ratio of dielectric area, X, was
defined as 400 nm/a. As X becomes larger, the
space between the Cu lines becomes narrower.
The parameter b is the extension height of an air-
gap into the top and bottom interlayer dielectric.
The ratio of the extension height of the air-gap to
the height of the Cu lines, Y, was defined as
b/400 nm. Therefore, Y becomes larger as the air-gap
extends further into the interlayer dielectric. As
the space between the copper lines decreases
(X becomes larger), the effective dielectric constant
decreases, as shown in Fig. 6b. This is because a
decrease in the space between the Cu metal lines
increases the intensity of the electric field (E) and
the electric flux density (D). However, the electric
flux density (D) is a function of the dielectric con-
stant of the insulator and can be further reduced by
locating air-cavities in the space between the metal
lines. This means that the integration of an air
cavity into the intrametal dielectric region has a
greater effect for higher-aspect-ratio interconnect
structures. Extending the air-gap into the inter-
layer dielectric region reduces the fringing field,
resulting in an additional reduction in the capaci-
tance and keff. The capacitance at an aspect ratio of
X = 2.0 (a = 200 nm) and an extension height ratio
of Y = 0.25 (b = 100 nm) is reduced by 49% com-
pared with a SiO2-only dielectric.
Single-layer Cu/air-gap and extended Cu/air-gap
structures using the tetracyclododecene (TD)-based
thermally decomposable sacrificial polymer as a
temporary placeholder between the Cu metal lines
were fabricated. Figure 7 shows a cross-sectional
secondary electron microscopic (SEM) image of an
extended Cu/air-gap structure. The width and
aspect ratio of the Cu lines were 210 nm and 1.8,
respectively. The width of the air-gaps was 190 nm
and the air-gap was extended into the top and bot-
tom PECVD SiO2 layers by 80 nm and 100 nm,
respectively. The SEM image shows that the TD-
based polymer was cleanly decomposed, leaving an
air-cavity as the intralevel dielectric, without
residual solids on the side walls of the copper.
Fig. 6. The effect of the space between the metal lines and
extended height of air-gaps on (a) the percentage reduction in
capacitance and (b) the effective dielectric constant, keff.
Fig. 7. Cross-sectional secondary electron microscopic image of the
extended Cu/air-gaps structure.
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An interdigitated comb structure was fabricated and
the measured capacitance values of the Cu/SiO2,
Cu/air-gap, and extended Cu/air-gap structures are
summarized in Table IV. The dielectric constant of
PECVD SiO2 measured with a parallel plate capac-
itor was 4.14. Thus, the keff of the homogeneous
SiO2/Cu interconnect was 4.14. The measured keff of
Cu/air-gap and extended Cu/air-gap structures were
2.42 and 2.17, respectively. According to the 2006
ITRS,1 the required keff for a 32 nm technology node
in 2013 is 2.1 to 2.4. As shown in Fig. 5b, the elec-
trostatic simulation of the dielectric constant for the
low-k interlayer dielectric material (er = 2.7) instead
of SiO2 would lower keff below 1.9.
The thermal decomposition of the sacrificial
polymer is a critical part of the air-gap formation.
A multilayered structure could have air-gaps in
several layers. It is beneficial to decompose the
sacrificial material at the end of the build-up
sequence and not after each layer. This was dem-
onstrated in Fig. 8 where a multilayer interconnect
structure with two layers of sacrificial polymer was
fabricated. Both layers of sacrificial polymer were
decomposed at once. Two air-gap layers and two Cu
layers are clearly shown, and the sacrificial polymer
in both layers was fully decomposed.
The effect of moisture absorption on keff in the
extended Cu/air-gap structures was studied. The
results are shown in Fig. 9. Increasing the relative
humidity (RH) in the ambient air from 40% to 92%,
at constant temperature, resulted in a 6.2% increase
in keff (from 2.17 to 2.32) for the as-fabricated sam-
ples. According to our previous study,9 the walls of
the cavity, after polymer decomposition, were
hydrophobic. The interlayer dielectric, including
SiO2, are nonhermetic and allow air and moisture to
permeate from the ambient.
Due to the high electric polarizability of water,
the absorbed water significantly increases the
effective dielectric constant and can lead to corro-
sion problems. In order to minimize the increase in
capacitance with RH, the extended Cu/air-gap
structure was made hydrophobic by reaction with
hexamethyldisilazane (HMDS) vapor for 1 h in
vacuum. After exposure to the HMDS vapor, the keff
of the extended Cu/air-gap structure decreased by
1.7%. When the HMDS-treated sample was exposed
to the highest RH, keff increased by only 0.3% above
the initial condition.18–20 The change in effective
dielectric constant is shown in Fig. 10. The initial
dielectric constant at ambient humidity is shown in
Fig. 10. During the HMDS process, surface
hydroxides react with HMDS, resulting in an alkyl-
terminated surface which is hydrophobic. In a sim-
ilar way, HMDS has been used to repair damage
within porous low-k materials and terminating the
surface with a trimethyl siloxane moiety.21,22 The
reduction in dielectric constant is shown in Fig. 10.
Table IV. Summary of the Measured Effective
Dielectric Constants of the Comb Structure Devices
Fig. 8. Cross sectional secondary electron microscopic image of
multilayer air-gaps and Cu patterns.
Fig. 9. The effect of moisture uptake of extended Cu/air-gaps
interconnect structures on the keff.
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The arrows trace the sequence of events in treating
the sample with HMDS, and then follow the chan-
ges in relative humidity. The equivalent thickness
of water responsible for the change in keff can be
estimated by the electrostatic simulation. One
would need 3.1 A˚ of water to account for a 1.7%
reduction of the keff. This is about 1.5 monolayers of
water, assuming the bulk value of k for water.
DISCUSSION
The insulator-first process is preferred in the
Damascene fabrication process, versus the copper-
first process used here. Figure 11 shows a via-first
dual Damascene fabrication process for Cu/air-gap
structures using the thermally decomposable sacri-
ficial polymer process used in this study. The dual
Damascene, via-first process using the sacrificial
polymer placeholder process for air-gap formation
developed here will be compared with the published
approaches for via-first dual Damascene processing.
The dual Damascene air-gap process using a
sacrificial polymer starts with completing the lower
interconnect layer (Fig. 11a). An interlayer dielec-
tric (the via hole layer) is deposited followed by spin-
coating the sacrificial polymer. A low-k dielectric
such as SiCOH (er = 2.7) is preferred for the inter-
layer dielectric. The inorganic nature of SiCOH also
provides a convenient etch-stop for the patterning of
the lines (above the via level). A thin SiO2 or SiCOH
hard mask is deposited on the spin-coated sacrificial
Fig. 11. Proposed fabrication process flow for the Cu/air-gaps interconnect structure using dual Damascene processes.
Fig. 10. The effect of HMDS vapor treatment on the keff of extended
Cu/air-gaps interconnect structures.
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polymer, and SiCOH is preferred due to its low
dielectric constant versus SiO2. This is followed by
via-hole lithography and etching as shown in
Fig. 11b. A self-aligned capping layer such as CoWP
or CuSiN on top of the lower copper lines is used as
an etch stop for dry etching the interlayer dielectric
material for the via holes. After stripping the resist,
a bottom antireflection coating (BARC) material is
spin-coated to fill the via holes and protect them
from the trench etch process. After trench pattern-
ing in Fig. 11c, the metal barrier layer and Cu seed
layer are deposited, followed by copper superfilling.
The excess Cu is removed by CMP and the hard
mask on top of the sacrificial polymer is used as a
CMP stop-layer as shown in Fig. 11d. After deposi-
tion of the self-aligned capping layer on top of the
Cu lines, the last two steps are the deposition of the
top interlayer dielectric and thermal decomposition
of the sacrificial polymer (Fig. 11e), forming the
Cu/air-gap structures. In the fabrication processes,
high aspect ratio and anisotropic sacrificial polymer
patterns are required. The sacrificial polymer needs
to hold its spatial dimensions during the CMP step.
Thus, a hard, sacrificial polymer is preferred. It was
shown that the TD-based sacrificial polymer is
harder than the norbornene-based sacrificial poly-
mer, while the thermal properties of the two mate-
rials are the same.9
Minimizing the residual material within the air-
gap is important because it can degrade keff. If a
large amount of residue remains, it can increase the
leakage current and capacitance, and decrease the
time-dependent dielectric breakdown. According to
a previous study,9 the decomposition residue of the
TD-based sacrificial polymer is less than 1% of the
original polymer thickness. In addition, decreasing
the background oxygen concentration in the ther-
mal decomposition furnace reduces the residue.23
Thus, it is expected that the effect of the decompo-
sition residues on the interconnect performance
should be small.
Other via-first dual Damascene air-gap pro-
cesses using a spin-on thermal degradable sacrificial
polymer as a placeholder and SiOC as an interlayer
dielectric have been published.10 A simplified pro-
cess flow for these is shown in Fig. 12 for compari-
son with the sacrificial polymer approach. Before
spin-coating of the sacrificial polymer, a via hole is
formed in the SiOC interlayer dielectric as shown in
Fig. 12a. Then, the sacrificial polymer is spin-coated
and fills in the via holes. The sacrificial polymer
filling the via hole is removed following the trench
lithography step (Fig. 12b). This requires extra dry-
etching time due to the thickness of the material
being removed. The extra dry-etching time may
change the critical dimensions of the polymer trench
pattern in the via-hole region due to undercutting
and damage the SiOC interlayer dielectric.24 The
next process steps are Cu metallization (Fig. 12c)
and thermal decomposition of the sacrificial poly-
mer (Fig. 12d). Compared to the conventional dual
Damascene, no additional lithography step and
processes are required because the via holes are
formed before spin-coating of the sacrificial poly-
mer. This results in a decrease in the number of
process steps. The additional layers required are a
Fig. 12. The process flow of an embedded via-first dual Damascene air-gap using a spin-on thermally degradable sacrificial polymer.10
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hard mask on the sacrificial polymer for trench
patterning, and a SiCN capping layer to protect Cu
lines from the top dielectric layer. The challenges in
this approach are the effect of decomposition resi-
due and misalignment of via holes.
The integration of air-gaps in an intrametal layer
using wet etching of a SiO2 intrametal dielectric
material has been demonstrated in a via-first dual
Damascene process.11 The organic interlayer
dielectric is SiLK (Dow Chem. Co.). The dilute
hydrofluoric acid solution penetrates into the
interconnect structure and dissolves the SiO2
intrametal dielectric, while the organic SiLK inter-
layer dielectric remains, as shown in Fig. 1b. The
additional layers in this approach include a SiC
capping layer and a CuSiN self-aligned barrier on
the top of the Cu lines. The SiC (er = 5.8) capping
layer on the top of the dual Damascene structure is
essential to preventing the diffusion of dilute HF
etching solution into regions where it would damage
the structure. The SiC raises the keff of the inter-
connect structures because of its high dielectric
constant. An additional lithography step is neces-
sary to localize the air-gaps to specific regions. The
complete removal of the HF etching solution from
the interconnect structure can also be a challenge.
The integration approach of air-gaps using non-
conformal deposition of an interlevel dielectric
material in a via-first dual Damascene process has
been demonstrated.12,13 After finishing the via-first
dual Damascene process, the intrametal dielectric
in the dense region is etched back using an addi-
tional lithography step as shown in Fig. 1c. Air-gaps
are then formed during the nonconformal plasma
deposition of an interlayer dielectric. The plasma
etching of the lines for the trench does not use an
etch-stop layer. In addition, there is no etch-stop
layer in the etch-back process of the intrametal
dielectric. Thus, etch damage in the interlayer
dielectric may occur.21 A process to repair the
damaged low-k may be required.19–21 An additional
CMP step is required for the planarization of the
nonconformal interlayer dielectric. The air cavity
occupies only a portion of the intralayer dielectric
region. The additional layers in this approach are a
hard mask, a SiC dielectric liner, and a capping
layer. The challenges in the integration of air-gaps
by nonconformal deposition of an interlayer dielec-
tric are breakthrough of the air-cavities during
trench etch into the via-level dielectric, and mis-
landed vias due to misalignment,23,24 as shown in
Fig. 13. In order to avoid the breakthrough of air-
cavities into the via-level dielectric during the pro-
cess, the height of the air-gap is controlled using a
hard mask and an additional lithography step. This
controls the width of the etched-back area in the
intrametal dielectric region, as shown in Fig. 13a.24
In order to address the problem of mislanded via
shown in Fig. 13b, a hard mask and an additional
lithography step are used to exclude air-gaps from
underneath the via holes.23 In the etch-back process
of the intrametal dielectric, the hard mask covers
the via area and prevents the formation of air-gaps,
resulting in the localization of the air-gaps in the
desired area.
IBM has recently integrated air cavities into
dielectrics.2 After completing the dual Damascene
process, the SiCOH intrametal dielectric in a
desired region is selectively etched back using a thin
oxide hard mask and an additional noncritical
lithography step at the first metal layer and a
nanoporous polymer are used. During the lithogra-
phy step, the width of the etched area in between
the Cu lines is kept constant, controlling the width
and aspect ratio (H:W) of the air-gap trench. The
air-gaps are formed by the nonconformal deposition
of the upper SiCOH dielectric layer. Compared to
the conventional dual Damascene process, eight
additional process steps are required. These include
the deposition and removal of the hard mask, a
noncritical lithography step, etch back of the intra-
metal dielectric, and an additional CMP for plana-
rization of the surface of the nonconformal SiCOH
dielectric. The advantage of this approach is that no
new materials are introduced and air-cavities can
be inserted at any level. However, the dry etch
damage in the SiCOH may increase the dielectric
constant due to carbon depletion.21
The via-first dual Damascene process to extend
the air-cavity into the interlayer dielectric regions is
shown in Fig. 14. After formation of a via hole
(Fig. 14a), the trench pattern in the sacrificial
polymer is developed by use of an additional
lithography step. Then, a metal barrier and copper
seed layer are deposited. The wafer is then plana-
rized, and a self-aligned capping layer is deposited
as shown in Fig. 14b. After the deposition of the
self-aligned capping layer on the top of the copper
lines, the sacrificial polymer is stripped by dry or
wet etching and the copper lines remain. The
remaining Cu lines are used as a hard mask during
Fig. 13. The challenges in the air-gap formation during noncon-
formal deposition of the interlayer dielectric: (a) breakthrough of air-
gaps and (b) mislanded via due to misalignment.
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the etching of the lower interlayer dielectric to
extend the air-gaps into the dielectric layer, as shown
in Fig. 14c. Then, a sacrificial polymer is spin-
coated and a thin, hard-mask layer is deposited.
Gap fill between the copper lines is not likely to be
an issue for the sacrificial polymer because it will be
removed in the final thermal decomposition step. In
the fabrication of extended air-gaps in Fig. 3c, the
surface of the spin-coated sacrificial polymer layer
was planarized and no additional CMP step was
needed. The thickness of the sacrificial polymer on
top of the Cu lines determines the extension height
of the air-cavity into the top interlayer dielectric.
After deposition of the thin hard mask, a lithogra-
phy step is needed to remove the sacrificial polymer
from on top of the copper lines, resulting in the
extension of the air-cavity into the top interlayer
dielectric, as shown in Fig. 14d. In this step, the
width of the etched sacrificial polymer pattern
above the Cu lines should be smaller than the width
of the Cu lines in order to avoid overetching of the
sacrificial polymer. The final process step is the
thermal decomposition of the sacrificial polymer in
the intrametal dielectric region (Fig. 14f). Com-
pared with the dual Damascene air-gap process in
Fig. 11, the additional process steps are etched back
at the bottom of the interlevel dielectric layer in
Fig. 14c. The sacrificial polymer, on the top of the
Cu lines, is removed (Fig. 14d) to extend the air-gap
into the interlayer dielectric region.
CONCLUSION
The advantages of the air-gaps as an ultralow-k
dielectric and methods of fabrication are presented.
The integration of air-gaps or extended air-gaps
with low-k interlevel dielectrics could satisfy the
requirement for 32 nm technology node and beyond.
The measured effective dielectric constants of
Cu/air-gap (200 nm half pitch and aspect ratio of
1.8) and extended air-gap (extended height of 80 nm
on top and 100 nm on the bottom) was 2.42 and
2.17, respectively. Adsorbed moisture increased the
capacitance by 7%. However, exposure to HMDS
vapor removed the moisture and made the inter-
connect hydrophobic, resulting in only 0.3%
increase at the highest RH. Fabrication processes
for the Cu/air-gap structures and extended air-gap
using TD-based thermally decomposable polymers
with a dual Damascene processes were proposed
and compared to other integration approaches.
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